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METHOD FOR GROWING A BACK SURFACE
CONTACT ON AN IMAGING DETECTOR
USED IN CONJUNCTION WITH BACK
ILLUMINATION
RELATED APPLICATION(S)
The present application claims the benefit of a provisional
application filed on Sep. 21, 2006 under application Ser. No.
60/846,386, which is incorporated herein by reference in its
entirety for all purposes. The present application further
claims the benefit of a provisional application filed on Mar.
23, 2007 under application Ser. No. 60/919,781, which is
incorporated herein by reference in its entirety for all pur-
poses.
STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected to retain title.
FIELD OF THE INVENTION
The present invention relates to imagers, and more particu-
larly to increasing an operational range of imagers.
BACKGROUND
Large format arrays of imaging detectors have an increas-
ing need to exhibit high sensitivity and low dark current,
while operating under very low light level conditions. In
addition, many imaging systems require detectors with a
broad spectral range, facilitating large focal plane arrays that
can cover a wide range of the spectrum in a single detector
type.
Conventional imaging devices are illuminated from the
front surface of the device, where the front surface is normally
defined as the surface that has metal and gate structures used
for manipulating charge. Such structures are necessary for the
imaging device to function. However, the structures include
relatively thick materials which correspond to undesired
effects such as absorbing and scattering incident light and/or
particles. The front surface gate structures normally use insu-
lators (e.g. thermally grown silicon oxides) which are trans-
parent and relatively benign for light, but absorb low energy
particles and deep UV light.
The front surface gate structures also include gates, nor-
mally made of polycrystalline silicon, which have stronger
absorption. Additionally, the gate structures include metals,
which absorb and scatter strongly, but are designed to cover
only a small portion of the surface. One way to avoid unpleas-
ant effects of the front surface structures is to turn the imaging
device over and illuminate from the back surface. In this way,
light can theoretically get into the silicon detector, without
having to go through the front surface. The process of illumi-
nating a device from the back surface is called back illumi-
nation.
For most silicon detectors, back illumination immediately
runs into a problem that is related to the materials used in
making the device. Most devices use a relatively pure silicon
for the light-sensitive region of the detector. This is normally
accomplished by starting with a wafer including a substrate
on which has been grown an "epilayer."
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The "epilayer" is an epitaxially grown layer of high quality
silicon. Except in the special case of high purity silicon detec-
tors, the substrate is generally highly-doped. In most
instances, but not all, the substrate is p++ silicon, while the
5 epilayer includes p— silicon (e.g. doped at a few times 1014
dopants per cubic centimeter). In general, the highly doped
substrate is at least an order of magnitude thicker than the
epilayer, and the substrate absorbs most if not all of the
incident light.
io Thus, simply turning the detector over does not work
because the substrate absorbs all of the light. One way to
minimize the absorption is to remove the substrate using a
thinning process. The thinning process exposes the back sur-
face of the epilayer to incident light, so that light may get into
15 the detector. Unfortunately, using the thinning process to
expose the back surface of the epilayer is not enough.
After light and/or particles get into the detector, electron-
hole pairs are formed, and it is the electron-hole pairs that are
detected. Shallow penetrating radiation generates electron-
2o hole pairs near the surface, and deep penetrating radiation
generates electron-hole pairs through a much larger volume
of the detector. Often, the internal structure of the detector
prevents collecting charge generated by the shallow penetrat-
ing radiation. The observation that shallow penetrating radia-
25 tion (e.g. photons or particles) is more difficult to detect than
deeper penetrating radiation such as red light is sometimes
referred to as a "dead layer."
After the substrate is removed using the thinning process, a
bare silicon surface is left. The silicon is relatively pure
3o because it is part of the epilayer. This purity allows free
electrons and holes to have much longer lifetimes in pure
material than in highly doped material. However, using rela-
tively pure silicon creates a problem for the as-thinned detec-
tors.
35 Silicon surfaces have surface-related defects. These
defects are electrically active as they are able to trap charge in
"mid-gap" states. These mid-gap states cause many prob-
lems. For example, the mid-gap states are rapidly filled by
charge from the underlying silicon and a surface charge is
40 generated. With a p-type epilayer, the surface gains a positive
charge, and with an n-type epilayer, the surface gains a nega-
tive charge.
This charge creates an electric field inside the semiconduc-
tor, which penetrates into the semiconductor a certain dis-
45 tance before it is finally shielded by charge in the silicon
lattice. The region in which this electric field exists is called
the "backside potential well." Such backside potential well
causes many problems for the detector.
First, the polarity of the charge is such that the backside
50 potential well traps all of the signal charge that is to be
detected. Second, the signal charge can contribute to the
shielding properties of the semiconductor such that the back-
side potential well is unstable. In other words, the depth to
which the electric field penetrates into the silicon varies with
55 illumination history, temperature, and, unfortunately, the
environment. Thus, even deeper penetrating radiation, which
the detector can still see, is detected with an efficiency that
changes with time and prior illumination. This phenomenon
is called quantum efficiency hysteresis.
60 To solve these problems, something has to be done to the
back surface to "passivate" the defects or to prevent the bad
effects from occurring. There are various ways of passivating
the back surface, including ion implantation/laser anneal and
flash gate processes. In addition, delta-doping may be uti-
65 lized.
Detectors with p-- epilayers, and n-type buried channels,
are collecting the electrons in "electron-hole pairs." However,
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some detectors collect the holes in "electron-hole pairs." Such
detectors are made with an n-- substrate, with a p-type buried
channel. One such detector is the high purity CCD developed
by Lawrence Berkeley National Laboratory (LBNL), for
astrophysics applications.	 5
Infrared sensitivity in silicon detectors is limited by the fact
that infrared light penetrates so deeply into the silicon detec-
tor that some of the light is transmitted through the entire
thickness of the detector and is lost. To avoid this problem, a 10
thicker detector may be utilized to absorb more of the infrared
light. However, thicker detectors include mainly "field-free"
silicon. In other words, charge generated far from the front
surface of the detector is shielded from fields generated by
front-surface electrodes by the thick silicon. Thus, the deeper 15
signal charge may simply diffuse around and end up any-
where.
Charge diffusion leads to fuzzy images, which is undesir-
able in scientific detectors. To fix that problem, a method is
used for depositing anelectrical contact ontheback surface Of 20
the detector, and then applying a voltage to bias the detector
into a condition known as "full depletion." A fully-depleted
detector has an electric field throughout the entire thickness
of the device. In a fully-depleted detector, charge generated
anywhere in the detector is driven by an electric field toward 25
the collection well near the front surface, where it is supposed
to go. In this way, a 250 micron detector with 10 micronpixels
may begin to approach high resolution imaging.
Full-depletion is useful for thick, high purity detectors, but
it requires an electrode on the back surface. The electrode has 30
to have certain properties in order to work well such as
adequate conductivity, transparency (i.e. the electrode should
not absorb or scatter light), and a low "dark current' (i.e. not
a significant source of "dark current'), etc.
A process was developed for making the back surface 35
electrode out of "in situ doped polysilicon" (ISDP). With
some development, electrodes were able to be made with
acceptable properties. However, the ISDP electrode is depos-
ited at a substrate temperature of about 600° C., which is too
high a temperature for a detector with aluminum metalliza- 40
tion. At temperatures above 450° C., the aluminum starts to
react with the underlying silicon, which destroys the detector.
Therefore, in order to use the ISDP electrode process, a
detector manufacturer (e.g. a CCD manufacturer) must inter- 45
rupt the manufacturing process before the metal layers are
deposited. The partially-processed detectors (e.g. CCD
wafers) may then be shipped to a location where the detectors
may be thinned (e.g. because the original wafers are too thick
to be fully depleted) in order to achieve a thickness of about 50250 microns. The ISDP layer may then be grown on the back
surface, and the metallization and the rest of the manufactur-
ing process may be completed. However, interrupting the
detector fabrication process is burdensome and inefficient.
There is thus a need for addressing these and/or other issues 55
associated with the prior art.
FIG. 1A shows a method 100 for growing a back surface
contact on an imaging detector, in accordance with the prior
art. As shown, manufacturing of an imaging device is started.
See operation 102. Before the image device is metallized as 60
part of the manufacturing, the manufacturing process is inter-
rupted. See operation 104.
A substrate of the imaging device is then thinned to around
250 microns. See operation 106. A delta-doped layer is then
grown on a back surface of the imaging device at a tempera- 65
ture of at least 600° C. See operation 108. Once the delta-
doped layer is grown on the back surface of the imaging
4
device, the imaging device may be metallized and the manu-
facturing of the imaging device may be completed. See opera-
tion 110.
Because the delta-doped layer is deposited at a substrate
temperature of at least 600° C., the manufacturing of the
imaging detector must be interrupted so that, in the case the
metallization includes providing an aluminum electrode, the
aluminum may start to react with the underlying silicon,
destroying the detector. In some cases, the partially processed
detectors may be shipped to a location where the detectors
may be thinned and the delta-doped layer may be deposited.
Once the thinning has occurred and the delta-doped layer is
grown, the imaging device is allowed to cool to an acceptable
temperature such that aluminum metallization may occur at a
temperature of less than 450° C. It should be noted that this
may involve shipping the imaging device back to the manu-
facturer to complete the manufacturing.
SUMMARY
A method is provided for growing a back surface contact on
an imaging detector used in conjunction with back illumina-
tion. In operation, an imaging detector is provided. Addition-
ally, a back surface contact (e.g. a delta-doped layer, etc.) is
grown on the imaging detector utilizing a process that is
performed at a temperature less than 450 degrees Celsius.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A shows a method for growing a back surface con-
tact on an imaging detector, in accordance with the prior art.
FIG. 1B shows a method for growing a back surface con-
tact on an imaging detector, in accordance with one embodi-
ment.
FIG. 2 shows a method for growing a back surface contact
on an imaging detector, in accordance with another embodi-
ment.
FIG. 3 shows a structure of a charge coupled device (CCD)
with a back surface contact, in accordance with one embodi-
ment.
FIG. 4 shows a low-energy particle detection and imaging
system using a CCD with a back surface contact, in accor-
dance with one embodiment.
DETAILED DESCRIPTION
FIG. 1B shows a method 150 for growing a back surface
contact on an imaging detector, in accordance with one
embodiment. As shown, an imaging detector is provided. See
operation 152.
In the context of the present description, an imaging detec-
tor refers to any detection or sensing device used or capable of
being used in conjunction with imaging. For example, in
various embodiments, the imaging detector may include, but
is not limited to a charge coupled device (CCD) or CCD array,
a complementary metal-oxide semiconductor (CMOS)
imager, a hybrid detector, and/or any other detector that meets
the above definition. Further, in the context of the present
description, a hybrid detector includes two substrates fabri-
cated under incompatible processes which are bonded
together.
With continuing reference to FIG. 113, a back surface con-
tact is grown on the imaging detector utilizing a process that
is performed at a temperature less than 450 degrees Celsius.
See operation 154. In the context of the present description, a
back surface contact refers to any contact or electrode depos-
ited or grown on the back surface of an imaging detector.
US 7,800,040 B2
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In one embodiment, the imaging detector may include a
fully processed detector. In particular, the aforementioned
process may be performed after a front surface of the imaging
detector is subject to metallization. This may be made pos-
sible in view of the fact that the aforementioned temperature
range is compatible with VLSI fabrication techniques. To this
end, the back surface contact may be grown utilizing a pro-
cess that permits image detector fabrication to remain unin-
terrupted.
More illustrative information will now be set forth regard-
ing various optional architectures and features with which the
foregoing framework may or may not be implemented, per
the desires of the user. It should be strongly noted that the
following information is set forth for illustrative purposes and
should not be construed as limiting in any manner. Any of the
following features may be optionally incorporated with or
without the exclusion of other features described.
FIG. 2 shows a method 220 for growing a back surface
contact on an imaging detector, in accordance with another
embodiment. As an option, the present method 220 may be
implemented in the context of the functionality of FIG. 1B. Of
course, however, the method 220 may be carried out in any
desired environment. It should also be noted that the afore-
mentioned definitions may apply during the present descrip-
tion.
As shown, manufacturing of an imaging device is started.
See operation 222. The manufacturing of the imaging device
is then allowed to complete, including the metallization of the
imaging device. See operation 224. A substrate of the imaging
device is then thinned to approximately 250 microns. See
operation 226. It should be noted that, in other embodiments,
the imaging device may be thinned to various thicknesses and
is not limited to 250 microns.
A delta-doped layer is then grown on a back surface of the
imaging device while maintaining a temperature for the imag-
ing device of less than 450° C. See operation 228. Once the
delta layer has been grown, an antireflection layer may be
deposited on the delta-doped layer, while maintaining a tem-
perature for the imaging device of less than 450° C. See
operation 230. It should be noted that, in another embodi-
ment, the deposition of the antireflection layer may be omit-
ted.
Additionally, in one embodiment, a fully fabricated imag-
ing device including a front surface metallization may be
obtained. The imaging device may be obtained as a result of
a fabrication process that includes subjecting a front surface
of the imaging detector to metallization, such as an aluminum
metallization, for example. In this case, the method 220 may
begin with the thinning of the imaging device shown in opera-
tion 226.
As mentioned earlier, the imager may include a CCD,
CMOS imager, hybrid device, and/or other detection device.
In one embodiment, the imager may include a high-purity
silicone substrate. Additionally, in one embodiment, the delta
layer may include an n-type delta-doped layer.
Strictly as an option, the n-type dopant may include anti-
mony (Sb). In various other embodiments, any other n-type
dopant may be utilized as well, such as phosphorus and
arsenic. Of course, the n-type dopant may include any n-type
dopant that is compatible with silicon processing which uses
aluminum metallization.
The delta-doped layer may be deposited on the fully fab-
ricated detector utilizing a molecular beam epitaxy (MBE)
process. Utilizing the MBE process, nanometer scale control
of placement of dopant atoms may be provided for surface
6
modification. Furthermore, using the MBE process allows for
precision control of the doping profile in a thin highly con-
centrated layer.
Once the delta-doped layer has been deposited, the antire-
5 flection layer may optionally be deposited on the delta-doped
layer, as noted above. In one embodiment, the antireflection
layer may be a double layer anti-reflection coating. In such
embodiment, the double layer anti-reflection coating may
include a layer of SixN, and a layer of SiO,. Strictly as an
io option, the double layer anti-reflection coating may include a
double layer of Si3N4 and S'021 in one specific embodiment.
Of course, any suitable anti-reflection may be utilized.
One possible example of the method 220 will now be
described, for illustrative purposes only. Specifically, an indi-
15 vidual detector or imager die may be mounted in an MBE
growth chamber using holders to accommodate various
detector die sizes. A silicon buffer layer may then be depos-
ited at or below 450° C. The substrate may then be cooled to
300° C. and approximately 0.4 mL of Sb may be deposited,
20 followed by a silicon cap deposited at 300° C., at a rate of 0.04
nm/s. As an option, the silicon may be supplied by an elec-
tron-beam source at a deposition rate of 0.04 mu/s, and the Sb
may be supplied by a Knudsen cell heated to 320° C. with a
flux of 1.5x1012 CM-2 S-1.
25 After the deposit of the delta layer, the anti-reflection coat-
ing may be deposited. Strictly as an option, anti-reflection
coatings which cover a spectral range of approximately 200-
1000 nm may be utilized. In order to achieve low reflectivity
over the entire spectral range, two separate anti-reflection
30 coatings may be used together to cover the visible-near infra-
red (NIR) and the ultra-violet (UV) visible regions.
In one embodiment, the anti-reflection coating materials
may be transparent over the entire range considered, and have
a refractive index between that of silicon and air. As an option,
35 the anti-reflection coatings may be deposited by plasma
enhanced chemical vapor deposition (PECVD). Continuing
with the present example, the anti-reflection coatings may be
deposited by PECVD at 250° C., with an overall pressure of
900 mTorr, and an RF power of 22 W. It should be noted that
40 PECVD film stoichiometry, as well as optical properties and
stress state, may depend on deposition parameters such as
N2O/SiH2 ratio for oxide films, etc.
In one embodiment, a visible to NIR anti-reflection coating
may be utilized and optimized for the 400-900 mu spectral
45 range. In this case, such anti-reflection coating may include a
double layer of SiN)SiO,. Strictly as an option, the thick-
ness of the double layer of SiN)SiO, may be 65 mu/93 mu.
Of course, the foregoing exemplary parameters, etc. are set
forth for illustrative purposes only and should not be con-
50 strued as limiting in any manner.
It should be noted that the method 220 is compatible with
any large scale imager (e.g. compatible with VLSI process-
ing). It should further be noted that operations 228 and 230,
may be implemented at a variety of temperatures under 450°
55 C. For example, in one embodiment, the process may be
performed at a temperature less than 300° C., 200° C., etc. Of
course, various other temperature ranges under 450° C. are
also contemplated.
FIG. 3 shows a structure of a CCD 300 with a back surface
60 contact, in accordance with one embodiment. As an option,
the CCD 300 may be implemented in the context of the
functionality of FIGS. 1-2.Of course, however, the CCD 300
may be implemented in any desired environment. It should
also be noted that the aforementioned definitions may apply
65 during the present description.
As shown, the CCD 300 includes a semiconductor sub-





onto which a thin insulating layer 304 (e.g. a layer of silicon 	 embodiment, be confined to one to several monolayers of
oxide) is formed. An oppositely charged dopant layer 306, for	 silicon containing around 2x10 14 dopant atoms/cm2 . In one
example, an n-type dopant, may be implanted on the front 	 embodiment, an electrode may be formed as close as 1.5 mn
surface 308 of the semiconductor substrate 302 to form a	 to the back surface of the imager. Using antimony delta dop-
"buried channel" CCD, which is described below. A conduc- 5 ing, 100% or near 100% internal quantum efficiency in CCDs
tive gate 310 is provided on the front surface 312 of the	 may be achieved from 250-900 mn wavelengths.
insulating layer 304 to apply an electric potential to the	 FIG. 4 shows a low-energy particle detection and imaging
device.	 system 400 using a CCD with a back surface contact, in
In operation, the conductive gate 310 is biased with respect 	 accordance with one embodiment. As an option, the present
to the back surface 341 of the semiconductor substrate 302 by io system 400 may be implemented in the context of the func-
a voltage supply V. As photons or particles strike the device	 tionality and architecture of FIGS. 1-3. Of course, however,
300 through its back surface, electron-hole pairs form in the	 the system 400 may be implemented in any desired environ-
semiconductor substrate 302. Depending on whether the 	 ment. Again, the aforementioned definitions may apply dur-
semiconductor is p-type or n-type, the electrons or the holes 	 ing the present description.
migrate toward the semiconductor-oxide surface 308, where 15	 In operation, the system 400 may be used, for example, as
they accumulate in a "collection well' that develops in the 	 a plasma detector to monitor solar wind. A delta-doped CCD
semiconductor substrate 302 near the semiconductor-oxide 	 402 is positioned such that low-energy particles 404 penetrate
surface 308. The implanted layer 306 creates a buried channel 	 a back surface 406 of the CCD 402 (i.e. back illuminated).
where collected charge accumulates in the semiconductor 	 The particle detection system 400 includes no obstructions
substrate 302 a given distance below the insulating layer 304. 20 or elements through which the low-energy particles 404 must
Incident energy from photons or particles is converted into 	 pass to reach the CCD 402. Unlike conventional CCD-based
charge in the semiconductor substrate 302, and the charge 	 particle detection systems, the delta-doped system 400 may
accumulates in a collection well during a given integration 	 operate without the use of any particle acceleration or ampli-
period. The amount of charge collected in the collection well
	
fication devices, such as microchannel plates. Instead, low-
during the integration period is generally proportional to the 25 energy particles may strike the back surface 406 of the delta-
total energy of the particles penetrating the semiconductor	 doped CCD 402 directly.
substrate 302 during the integration period. The efficiency of 	 The CCD 402 may collect charge over a given collection
the conversion of energy to charge depends on the energy- 	 interval, the length of which is determined by the particular
dependant interaction of photons or particles in the CCD 300.	 detection application. At the end of the collection interval, a
Therefore, different CCD structures can have markedly dif- 30 processing device, such as a digital camera 408, measures the
ferent efficiencies. The CCD 300 generates an output signal	 charge at each pixel via a serial read-out process. Of course
by serial measurement of the charge collected in each pixel 	 the processing device is not limited to a camera. In one
during the integration period. 	 embodiment, the processing device may include a computer.
An MBE process may be used for growing a delta-doped 	 The camera 408 may include an analog-to-digital converter
layer 324 on the back surface 314 of the CCD 300. In opera- 35 (ADC) 410, which converts the analog output of the CCD 402
tion, this may include depositing a thin silicon buffer layer 	 into digital data. A processor 412 uses the data, for example,
326, an n-type delta layer 328 (e.g. a Sb layer, etc.), and a thin 	 to determine how many low-energy particles were received
silicon cap layer 330; while keeping the CCD 300 below 450°	 by the CCD 402 and to create an image of the particle flux.
C. In one embodiment, the total thickness of the delta-doped 	 The processor 412 may optionally store the results in an
layer may be about five nanometers, which is about one 40 electronic storage device 414 and display the image on a
hundred layers of silicon atoms in the crystal. Of course, this 	 display device 416, such as a monitor.
is only an example as the delta-doped layer may be signifi- 	 While the system 400 is described in the context of a
cantly thinner or thicker in other embodiments 	 plasma detector to monitor solar wind, various other uses are
Additionally, an anti-reflection coating 334 may be depos- 	 contemplated. For example, the system 400 and correspond-
ited. It should be noted that, although the anti-reflection coat-  45 ing technology may have a broad impact on NASA missions,
ing 334 is illustrated as a single layer, the anti-reflection	 including those designed to answer questions about the struc-
coating 334 may equally include multiple layers. Further- 	 ture and evolution of the universe, dark matter, stellar astro-
more, in one embodiment, the antireflection coating 334 may 	 physics, exo-planet detection, and solar astrophysics. Fur-
include SixNy. Additionally, the antireflection coating 334	 thermore, such system 400 may be used in the context of
may include SiO,.	 50 survey missions which have a need for a large number of large
As an option, the antireflection coating 334 may deposited
	
format detector arrays with stable, high quantum efficiency in
utilizing PECVD. In one specific example, the SiO, may be 	 the UV, visible, and NIR.
deposited using 4% SiH 2 in N2 flowing at 150 sccm (standard	 Additionally, the forgoing methods and corresponding sys-
cubic centimeters per minute), and N2O flowing at 400 sccm.	 tems may be applied to large format, high-purity silicon
Furthermore, the SixNy may be deposited using 4% SiH 2 in N2 55 CCDs. Additional uses may include, but are not limited to
flowing at 150 sccm, NH 3 flowing at 4 sccm, and N 2 flowing	 highly-sensitive space plasma instruments, space weather
at 400 sccm. Of course, this is a very specific example and 	 applications, cell phone and other satellite communications,
should not be construed as limiting in any manner. 	 scanning electron microscopes, night vision systems, real-
In order to keep a profile of the dopant as narrow as pos-	 time image processing, surgical loops for multicolor imaging
sible, the substrate temperature may be held below 300° C. 6o during surgery, applications in low light level situations
during deposition of the silicon cap layer 330 above the delta 	 including multicolor visible, IR, and UV imaging, and/or
layer 328. In one embodiment, silicon surface preparation	 various other technologies.
using H-termination may be utilized, which allows high qual- 	 It should be noted that the forgoing methods may apply to
ity crystalline silicon growth at low temperatures. 	 high purity n-type silicon-based imaging detectors, enabling
To this end, the process for the back electrode involves the 65 broadband detection. Such methods and systems may extend
formation of a thin highly doped layer deposited on the back
	
detection to short wavelength light (UV to X-ray) and low
surface of an imager by MBE. The resulting layer may, in one 	 energy particles (e.g. electrons, ions). Accordingly, thick,
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high purity silicon CCDs may be used to span a large energy
range, from near IR to x-ray detection.
The foregoing systems and methods are not limited to the
implementations described above. Semiconductor and
dopant materials other than Si and Sb may be used, and the
materials may be used in concentrations other than those
suggested above. Layer thicknesses and layer structures also
may vary in different embodiments. Accordingly, other
embodiments are within the scope of the following claims.
While various embodiments have been described above, it
should be understood that they have been presented by way of
example only, and not limitation. Thus, the breadth and scope
of a preferred embodiment should not be limited by any of the
above-described exemplary embodiments, but should be
defined only in accordance with the following claims and
their equivalents.
What is claimed is:
1. A method, comprising:
providing an imaging detector; and
growing a delta-doped layer as a back surface contact on
the imaging detector utilizing a process that is per-
formed at a temperature less than 450 degrees Celsius;
wherein the delta-doped layer of the imaging detector is
deposited utilizing an n-type delta-doping process
including:
a) growing crystalline silicon at a temperature less than 450
degrees Celsius;
b) interrupting the silicon growth and depositing an n-type
dopant; and
c) growing crystalline silicon at a temperature less than 300
degrees Celsius.
2. The method of claim 1, wherein the imaging detector
includes a charge coupled device (CCD).
3. The method of claim 1, wherein the imaging detector
includes a complimentary metal-oxide semiconductor
(CMOS) imager.
4. The method of claim 1, wherein the imaging detector
includes a hybrid device.
5. The method of claim 1, wherein the imaging detector is
back-illuminated.
6. The method of claim 1, wherein the delta-doped layer
includes an n-type doped layer.
7. The method of claim 1, wherein the delta-doped layer
includes antimony.
8. The method of claim 1, wherein the delta-doped layer is
deposited utilizing a molecular beam epitaxy process.
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9. The method of claim 1, wherein the process further
includes depositing an antireflection coating on the delta-
doped layer.
10. The method of claim 9, wherein the antireflection coat-
5 ing includes SixN,.
11. The method of claim 9, wherein the antireflection coat-
ing includes SiO,.
12. The method of claim 9, wherein the antireflection coat-
ing is deposited utilizing a plasma-enhanced chemical vapor
io deposition process.
13. The method of claim 1, wherein the process is per-
formed after a front surface of the imaging detector is subject
to metallization.
14. The method of claim 13, wherein the metallization
15 includes an aluminum metallization.
15. An apparatus, comprising:
an imaging detector with a delta-doped layer as a back
surface contact grown thereon utilizing a process that is
performed at a temperature less than 450 degrees Cel-
lo	 sius;
wherein the delta-doped layer of the imaging detector is
deposited utilizing an n-type delta-doping process
including:
a) growing crystalline silicon at a temperature less than 450
25	 degrees Celsius;
b) interrupting the silicon growth and depositing an n-type
dopant; and
c) growing crystalline silicon at a temperature less than 300
degrees Celsius.
30	 16. The apparatus of claim 1, wherein the imaging detector
is operable at near infra-red (NIR) wavelengths.
17. A system, comprising:
a device; and
an imaging detector coupled to the device, the imaging
35 detector having a delta-doped layer as a back surface
contact grown utilizing a process that is performed at a
temperature less than 450 degrees Celsius;
wherein the delta-doped layer of the imaging detector is
deposited utilizing an n-type delta-doping process
40	 including:
a) growing crystalline silicon at a temperature less than 450
degrees Celsius;
b) interrupting the silicon growth and depositing an n-type
dopant; and
45	 c) growing crystalline silicon at a temperature less than 300
degrees Celsius.
